Decimal floating-point in z9: An implementation and testing perspective

نویسندگان

  • Ali Y. Duale
  • Mark H. Decker
  • Hans-Georg Zipperer
  • Merav Aharoni
  • Theodore J. Bohizic
چکیده

Although decimal arithmetic is widely used in commercial and financial applications, the related computations are handled in software. As a result, applications that use decimal data may experience performance degradations. Use of the newly defined decimal floating-point (DFP) format instead of binary floatingpoint is expected to significantly improve the performance of such applications. System z9e is the first IBM machine to support the DFP instructions. We present an overview of this implementation and provide some measurement of the performance gained using hardware assists. Various tools and techniques employed for the DFP verification on unit, element, and system levels are presented in detail. Several groups within IBM collaborated on the verification of the new DFP facility, using a common reference model to predict DFP results.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Reference Software Implementation of the Ieee 754r Decimal Floating-point Arithmetic

The IEEE Standard 754-1985 for Binary Floating-Point Arithmetic [1] is being revised [2], and an important addition to the current text is the definition of decimal floating-point arithmetic [3]. This is aimed mainly to provide a robust, reliable framework for financial applications that are often subject to legal requirements concerning rounding and precision of the results in the areas of ban...

متن کامل

Decimal floating-point support on the IBM System z10 processor

The latest IBM zSeriest processor, the IBM System z10e processor, provides hardware support for the decimal floating-point (DFP) facility that was introduced on the IBM System z9t processor. The z9t processor implements the facility with a mixture of low-level software and hardware assists. Recently, the IBM POWER6e processor-based System pe 570 server introduced a hardware implementation of th...

متن کامل

Decimal SRT Square Root: Algorithm and Architecture

Given the popularity of decimal arithmetic, hardware implementation of decimal operations has been a hot topic of research in recent decades. Besides the four basic operations, the square root can be implemented as an instruction directly in the hardware, which improves the performance of the decimal floating-point unit in the processors. Hardware implementation of decimal square rooters is usu...

متن کامل

Design Exploration for Decimal Floating-Point Arithmetic

Commercial applications and databases typically store numerical data in decimal format. Currently, however, microprocessors do not provide instructions or hardware support for decimal floating-point arithmetic [ 1 ]. Consequently, decimal numbers are often read into computers, converted to binary numbers, and then processed using binary floating-point arithmetic. Results are then converted back...

متن کامل

Vlsi Implementation of N X N Parallel Decimal Multiplier Using Csa

This paper introduces two novel architectures for parallel decimal multipliers. Our multipliers are based on a new algorithm for decimal carry–save multioperand addition that uses a novel BCD–4221 recoding for decimal digits. It significantly improves the area and latency of the partial product reduction tree with respect to previous proposals. Decimal floating-point multiplication is important...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:
  • IBM Journal of Research and Development

دوره 51  شماره 

صفحات  -

تاریخ انتشار 2007